Latching logic

The modification of a signal that causes the output to remain energized until it is released by intent.